Design and Protityping of an SDH-E1 Mapper Soft-Core

Main Article Content

César Augusto Missio MarconI
José Carlos Sant'anna Palrna
Ney Laert Vilar Calazans
Fernando Gehrn Moraes


This paper describes the design and prototyping of EMS, a telecommunication intellectual property soft-core developed in the scope of industry-academia cooperation. EMS performs insertion (mapping) and extraction (demapping) of EI channels into/from Synchronous Digital Hierarchy (SDH) frames. The basic SDH frame is transmitted in 155.52 Mbps rate, allowing to pack up to sixty-three 2.048 Mbps El channels. El channels belong to the Plesiochronous Digital Hierarchy (PDH). The paper addresses the solution of several synchronization problems implied by the El channels mapping/demapping process. EMS was fully described in RTL VHDL. It was functionally validated by simulation and prototyped in FPGA platforms. Together with the exploration of the techniques involved in embedding PDH into SDH frames, another contribution of the work is the availability of a reusable and parameterizable telecom core with high performance, low latency, and small size.

Article Details

How to Cite
Augusto Missio MarconI, C., Carlos Sant’anna Palrna, J., Laert Vilar Calazans, N., & Gehrn Moraes, F. (2015). Design and Protityping of an SDH-E1 Mapper Soft-Core. Journal of Communication and Information Systems, 20(2).
Regular Papers